Power Integrity for TSV 3D Integration
碩士 === 國立交通大學 === 電子研究所 === 100 === In this thesis, a hierarchical power delivery system is proposed for the power integrity of through-silicon-via (TSV) 3D integrations using various noise reduction techniques. The proposed hierarchical power delivery system decouples the global power network and t...
Main Authors: | Yang, Po-Jen, 楊博任 |
---|---|
Other Authors: | Hwang, Wei |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56664866806400415887 |
Similar Items
-
Power Integrity in TSV 3D Integration
by: Lin, Tien-Hung, et al.
Published: (2010) -
Virtualization-Based Efficient TSV Repair for 3-D Integrated Circuits
by: Muhammad Imran, et al.
Published: (2020-01-01) -
The Analysis of Through Silicon Via (TSV) in 3D IC and Application on Power Integrity Design
by: Shao-You Tang, et al.
Published: (2011) -
Implementation of TSV Embedded MEMS Device for 3D Packaging and Integration
by: Lin, Chiung-Wen, et al.
Published: (2010) -
Thermal Management with In-Situ Process-Temperature Sensor for TSV 3D Integration
by: Chiang, Tzu-Ting, et al.
Published: (2013)