A Force-Directed Based Parallel Partitioning Algorithm for Three Dimensional Integrated Circuits on GPGPU
碩士 === 國立交通大學 === 電子研究所 === 100 === This thesis proposes an innovative force-directed parallel algorithm, FDPrior, to solve the multilayer partitioning problem of 3DICs. The purpose of our research is providing a new field of vision in the partition problem of 3DICs. The growing scale and multi-laye...
Main Authors: | Chen,Wan-Jing, 陳琬菁 |
---|---|
Other Authors: | Lai, Bo-Cheng |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/10451639615044959591 |
Similar Items
-
On the Accuracy and Parallelism of GPGPU-Powered Incremental Clustering Algorithms
by: Chunlei Chen, et al.
Published: (2017-01-01) -
A Multilevel K-layer Partitioning Algorithm For Three Dimensional Integrated Circuits
by: Yi-Lin Chung, et al.
Published: (2009) -
Three Dimensional Integrated Circuits Partitioning with Power Consideration
by: Wei-Chieh Wu, et al.
Published: (2011) -
A Thermal-driven Multilevel Multilayer Partitioning Algorithm for Three Dimensional Integrated Circuits
by: Yu-Cheng Hu, et al.
Published: (2010) -
Parallelizing Simulated Annealing Placement for GPGPU
by: Choong, Alexander
Published: (2010)