Register Allocation Techniques for GPU Shader Processors
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 100 === Graphics processing units (GPUs) have been widely used in embedded systems for manipulating computer graphics and even for general-purpose computation. However, many embedded systems have to manage limited hardware resources to achieve high performance or ene...
Main Authors: | Chen, Szu-Chieh, 陳思捷 |
---|---|
Other Authors: | You, Yi-Ping |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92001701099712636174 |
Similar Items
-
Energy-aware Code Motion for GPU Shader Processors
by: Wang, Shen-Hong, et al.
Published: (2011) -
Shader Form: an Intermediate Representation for Optimizing Compilers on GPU Shader Architectures
by: Lin, Sheng-Wei, et al.
Published: (2012) -
Power Gating Strategies for Unified Shader Unit in GPU
by: Yen-Ming Chen, et al.
Published: (2008) -
Physics Engine on the GPU with OpenGL Compute Shaders
by: Bui, Quan Huy Minh
Published: (2021) -
Register Allocation for Embedded Processors
by: Cheng-Yu Lee, et al.
Published: (2014)