Data Memory Unit & Network Interface for Asynchronous Two-Way VLIW Multicore Processor
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 100 === In recent years, the number of computing resources in a single chip has been enormously increased. One of the mulicore processors even has 167 cores in the processor, and the purpose of these kinds of processors is used to process digital data. As we know the...
Main Authors: | Chuang, Chieh-Ming, 莊介銘 |
---|---|
Other Authors: | Chen, Chang-Jiu |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59793309968105382412 |
Similar Items
-
Datapath Design for Asynchronous Two-way VLIW Multicore Processor
by: Liao, Chih-Wei, et al.
Published: (2011) -
Data Path Design for Asynchronous two-way VLIW Processor
by: Li, Guo-Cheng, et al.
Published: (2010) -
Instruction Compression Design for Asynchronous two-way VLIW Processor
by: Chang, Jui-Hung, et al.
Published: (2010) -
Predecode Loop Buffer Design for Asynchronous two-way VLIW Processor
by: Chen, Jian-Jhih, et al.
Published: (2010) -
Reducing the control hazards in superscalar and VLIW processors
by: Chen, Jian Ming, et al.
Published: (1996)