Design and Implementation of a 10-bit 250-MS/s Current Steering Digital-to-Analog Converter in 0.18μm CMOS Process
碩士 === 國立暨南國際大學 === 電機工程學系 === 100 === The simulation and layout of the thesis is to achieve a 250MHz 10bits current steering DAC, and is expected to complete tape out by 0.18um 1p6m process provided by Taiwan Semiconductor Manufacturing Company provided . The circuit layout design has two parts - d...
Main Authors: | Liu, Yuchang, 劉昱昌 |
---|---|
Other Authors: | Lin, Yosheng |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/43087827800354057702 |
Similar Items
-
A 12-bits 50MS/s Pipelined-SAR ADC in 0.18μm CMOS Technology
by: Wei-Jin Lu, et al.
Published: (2014) -
A 5-bit 10-GSample/s A/D Converter in 0.18-μm CMOS Technology
by: Jian-Yu Ding, et al.
Published: (2006) -
4-bit 2.5-GS/s Flash ADC in 0.18μm CMOS
by: Yan-Jhih Lin, et al.
Published: (2012) -
Design an Improved Structure for 10-Bit Pipeline Analog to Digital Converter Based on 0.18µm CMOS Technology
by: Rezapour Arash, et al.
Published: (2019-12-01) -
Coarse-Fine Time-to-Digital Converter in 0.18 μm CMOS Process
by: Po-Shun Liao, et al.
Published: (2014)