Testable Design For AC-Coupling Interconnection In High-Speed Serial Links Applications
碩士 === 義守大學 === 電子工程學系 === 100 === More and more functionality has been integrated into single chips leading eventually to system-on-chip (SoC) implementations. However, a SoC may not always be the optimum solution due to extensive die size, number of interconnects and problems with technology compa...
Main Authors: | Liu, Kaijun, 劉凱仁 |
---|---|
Other Authors: | Huang, Yujung |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/42540546405408568506 |
Similar Items
-
High-Frequency CMOS VLSI Chip Testability and on-Chip Interconnect Modeling
by: Shultz, Evan Ross
Published: (2005) -
High Speed AC Coupled Interconnection Systems and PI/SI Effects on I/O Circuits with Decoupling Capacitors
by: Ren-Bang Ye, et al.
Published: (2010) -
Design and Implementation of Key Technologies Applied to High-Speed Serial Links
by: Yo-Hao Tu, et al.
Published: (2018) -
Design, implementation, and measurements of a high speed serial link equalizer
by: Evans, Andrew John
Published: (2013) -
High Speed Serial Link Built-in Self Test Circuit Design
by: JuMin Shih, et al.
Published: (2008)