Design and Implementation of Decimal Floating Point Hardware Accelerators on Nios II Platform
碩士 === 大同大學 === 資訊工程學系(所) === 99 === Floating Point Units are a vital part of digital systems. Recently, there is increasing interest in decimal floating-point arithmetic research due to many commercial and financial-based applications which require Decimal Floating Point arithmetic. The problem of...
Main Authors: | Heng-Wei Chang, 張恆偉 |
---|---|
Other Authors: | Fu-Chiung Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64110809443923029047 |
Similar Items
-
Hardware objects & accelerators on Nios II platform
by: Yu-Chih Liu, et al.
Published: (2009) -
Integrating Self-timed Hardware Accelerators into Nios II Platform
by: Chun-Kai Huang, et al.
Published: (2009) -
FPGA Implementations of Feed Forward Neural Network by using Floating Point Hardware Accelerators
by: Gabriele-Maria Lozito, et al.
Published: (2014-01-01) -
Accelerating Recognition System of Leaves on Nios II Embedded Platform
by: Hao-Gong Zhou, et al.
Published: (2010) -
Decimal Floating-point Fused Multiply Add with Redundant Number Systems
Published: (2014)