Optimization of Copper Pillar Bump Flip-Chip Package Structure and Materials
碩士 === 國立聯合大學 === 機械工程學系碩士班 === 99 === This work investigated the optimization of copper pillar bump for flip-chip package structure and materials. The test vehicle is 40 nm wafer involved the lead-free copper pillar bump. The finite element method (FEM) was used to analyze the stress of ultra low-k...
Main Authors: | Ming-Zheng Huang, 黃明正 |
---|---|
Other Authors: | Yunn-Horng Guu |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92536104413439851107 |
Similar Items
-
Optimization and Analysis of Copper Pillar Bump Flip-Chip Package Structure
by: Ya Wen Chen, et al.
Published: (2013) -
Study of Surface Mount Technology on Copper Pillar Bump Flip-Chip Package
by: Hsu, Han-Cheng, et al.
Published: (2013) -
Electromigration and chip-package interaction reliability of flip chip packages with Cu pillar bumps
by: Wang, Yiwei
Published: (2012) -
Finite Element Analyses of Copper Pillar Flip-Chip Package Processes
by: Sheng-yu Chiou, et al.
Published: (2015) -
The Fabrication Process of Solder Bumps in Flip-chip Package
by: Chang-hsien Lin, et al.
Published: (1999)