FPGA Acceleration of Sparse Matrix-Vector Multiplication Based on Network-on-Chip
碩士 === 國立臺灣科技大學 === 電子工程系 === 99 === The Sparse Matrix-Vector Multiplication (SMVM) is a pervasive operation in many scientific and engineering applications. Moreover, SMVM is a computational intensive operation that dominates the performance in most iterative linear system solvers. There are some o...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2011
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/y884tf |
Similar Items
An FPGA-based Accelerator Platform for Network-on-chip Simulation
by: Wang, Danyao
Published: (2010)
by: Wang, Danyao
Published: (2010)