Study and Implementation of a Power Factor Corrector with Low Current Harmonic Distortion and Superior Dynamic Response Features
碩士 === 國立臺灣科技大學 === 電子工程系 === 99 === The main purpose of this thesis is to study and implement a 300 W continuous current conduction mode (CCM) power factor corrector (PFC) with an external sample and hold (S/H) circuit design. A zero crossing detection (ZCD) circuit is designed to avoid wrong sampl...
Main Authors: | Sung-chih Chen, 陳松智 |
---|---|
Other Authors: | Yu-kang Lo |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/sufjwa |
Similar Items
-
Study on Current Distortion Improvement for Bridgeless Power Factor Corrector under Light Load Condition
by: KUO CHIA-HONG, et al. -
Design and Implementation of Digital-Controlled Bridgeless Power Factor Corrector
by: Chih-Yang Chang, et al.
Published: (2017) -
Design and Implementation of Digital-Controlled Power Factor Corrector with Current Sharing Control
by: Wei-Yan Chen, et al.
Published: (2014) -
Design and Implementation of an Interleaved Power Factor Corrector for Constant Output Current
by: CHen-Hao Yang, et al.
Published: (2009) -
Design and Implementation of a Power Factor Corrector for Constant Output Current
by: Hong-Huei Shih, et al.
Published: (2008)