Thermal-aware Test Scheduling and TAM Optimization for 3D IC
碩士 === 國立臺灣大學 === 電子工程學研究所 === 99 === Three-dimensional integrated circuits (3D ICs) have many advantages over traditional integrated circuits such as shorter global interconnect, higher performance, higher packing density, and so on. Although 3D ICs have such advantages, there are many difficultie...
Main Authors: | Chih-Yao Hsu, 許智堯 |
---|---|
Other Authors: | Chien-Mo Li |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/68918933537149898145 |
Similar Items
-
Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC
by: Chi-Jih Shih, et al.
Published: (2012-01-01) -
3D IC Test Scheduling under Power and Test Pads Constraints
by: Ming-Hsuan Hsu, et al.
Published: (2016) -
A Survey on Thermal-Aware Management in 3D ICs
by: Ebrima Njie, et al.
Published: (2014) -
Thermal-Aware 3D IC Clock Tree Construction
by: Yi-Ming Wu, et al.
Published: (2010) -
An Efficient Virtual-TAM Based Algorithm for SOC Test Scheduling
by: Chien-Hsu Wu, et al.
Published: (2007)