Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications
碩士 === 國立中山大學 === 資訊工程學系研究所 === 99 === In digital signal processing and multimedia applications, floating-point(FP) multiplication and addition are the most commonly used operations. In addition, FP multiplication operations are frequently followed by the FP addition operations. Therefore, in order...
Main Authors: | Kee-khuan Yu, 余其坤 |
---|---|
Other Authors: | Shiann-Rong Kuang |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/40653496758367242544 |
Similar Items
-
Floating-point fused multiply-add architectures
by: Quinnell, Eric Charles, 1982-
Published: (2011) -
Floating-point fused multiply-add architectures
by: Quinnell, Eric Charles
Published: (2008) -
Decimal Floating-point Fused Multiply Add with Redundant Number Systems
Published: (2014) -
A Variable-precision Architecture for Special Function and Floating-point Multiply-add-fused Operation
by: Li-wei Hsu, et al.
Published: (2015) -
Floating point multiply/add unit for the M-machine node processor
by: Hartman, Daniel K
Published: (2007)