Analysis and Design of Data-Aware Dynamic Supply Write-Assist Scheme for Cross-Point 8T SRAM
碩士 === 國立交通大學 === 電子研究所 === 99 === With fastest access speed among semiconductor memories, embedded Static Random Access Memory (SRAM) plays an important role in various System-on-Chip (SoC) designs. Due to its large ratio, low voltage operation capability of SRAM can lower the total system power si...
Main Author: | 林勇維 |
---|---|
Other Authors: | Chuang, Ching-Te |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/52172197104937269628 |
Similar Items
-
Comparison and analysis of testing method of open defect for Data-Aware Dynamic-Supply 8T SRAM
by: Huang, Chin-Yuan, et al.
Published: (2012) -
An 8T SRAM with Dual Data-Aware Write-Assists and Negative Read Wordline for High Cell-Stability, Speed and Area-Efficiency
by: Chen, Chien-Fu, et al.
Published: (2013) -
Read/write assist circuits and SRAM design
by: Nguyen, Quocdat Tai
Published: (2010) -
Design of Ultra-Low-Power Disturb-Free Cross-Point 8T SRAMs
by: Hsia, Mao-Chih, et al.
Published: (2010) -
A Thermal Aware Leakage Reduction Scheme for Nanometer-scale SRAM
by: Chen, Chien-Yuan, et al.
Published: (2010)