Exploiting High Speed FPGA Interconnect to Improve Performance of Message Passing
碩士 === 國立成功大學 === 資訊工程學系碩博士班 === 99
Main Authors: | Shih-TunYen, 顏士敦 |
---|---|
Other Authors: | Da-Wei Chang |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28622730854451252215 |
Similar Items
-
Architectural enhancement for message passing interconnects
by: Khun Jush, Farshad
Published: (2008) -
IMPROVING MESSAGE-PASSING PERFORMANCE AND SCALABILITY IN HIGH-PERFORMANCE CLUSTERS
by: RASHTI, Mohammad Javad
Published: (2010) -
An Improved Message-Passing Decoding Algorithm for Low-Density Parity-Check Codes and the FPGA Implementation
by: Cheng, Shu-Ying, et al.
Published: (2011) -
A General Model to Perform Reachability Testing for Message Passing Programs
by: Wen Hsain Yen, et al.
Published: (2010) -
Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms
by: Manuel Saldaña, et al.
Published: (2012-01-01)