Low-Cost Hardware-Sharing Design and Chip Implementation of Fast Multiple Integer Transforms for Multi-Standard Video Codec
碩士 === 國立中興大學 === 電機工程學系所 === 99 === In this thesis, the fast multiple integer transforms algorithms and their hardware sharing designs of H.264/AVC, AVS, VC-1, and MPEG-1/2/4 are proposed by using the matrix operations, which are the row/column permutations, the decompositions with the sparse mat...
Main Authors: | Shun-Ji Hsu, 許順吉 |
---|---|
Other Authors: | 范志鵬 |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/80321149368629568548 |
Similar Items
-
Cost-Effective Hardware Sharing Architecture Design of Fast 4x4 and 8x8 Integer Transforms for Multi-Standard Video Codecs
by: Hao-Fan Hsu, et al.
Published: (2013) -
Fast Algorithm Based Cost-Effective and Hardware-Sharing Architecture Designs of Multiple-Mode Discrete Integer Transforms for Multi-Standard Video Codecs
by: Chia-Wei Chang, et al.
Published: (2015) -
A Cost Shared Quantization Algorithm and its Implementation for Multi-Standard Video CODECS
Published: (2013) -
Hardware/Software Optimization on Programmable/Configurable Multimedia Processor for Multi-Standard Video Codec
by: Jui-Chin Chu, et al.
Published: (2010) -
Hardware Efficient Integer Discrete Cosine Transform for Efficient Image/Video Compression
by: Jiajia Chen, et al.
Published: (2019-01-01)