A 10-bit Successive Approximation Register ADCWith Monotonic Capacitor Switching Procedure
碩士 === 國立中興大學 === 電機工程學系所 === 99 ===
Main Authors: | Shiou-Wei Su, 蘇修緯 |
---|---|
Other Authors: | 林維亮 |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95871280610812041429 |
Similar Items
-
A Differential High Speed Asynchronous Successive Approximation Register ADC With Monotonic Capacitor Switching Procedure
by: Shih-Ying Tseng, et al.
Published: (2013) -
A 10-bit Single End Successive Approximation Register ADC With Binary-weighted Capacitor Architecture
by: Zhi-Xun Liu, et al.
Published: (2011) -
A 10-bit Single End Successive Approximation Register ADC With Binary-weighted Capacitor Architecture
by: Chen-Hao Chang, et al.
Published: (2011) -
The Layout Study of a 10-bit Single End Successive Approximation Register ADC With Binary-weightedCapacitor Architecture
by: Cheng-Yu Chung, et al.
Published: (2012) -
An 8-bit Successive Approximation ADC with Binary Switch Array Capacitor Technique
by: Yu-Wei Huang, et al.
Published: (2010)