Clock Tree Optimization with Prebond Testability in 3D IC

Clock Tree Optimization with Prebond Testability in 3D IC

碩士 === 中興大學 === 資訊科學與工程學系所 === 99 ===

Bibliographic Details
Main Authors:	Yu-Chang Hung, 洪毓章
Other Authors:	王行健
Format:	Others
Language:	zh-TW
Published:	2011
Online Access:	http://ndltd.ncl.edu.tw/handle/40070693331296618063

Similar Items

Optimized Clock Distribution Network Designs with Pre-bond Testability for 3D Stack ICs
by: Cheng-Hao Lin, et al.
Published: (2012)

Thermal-Aware 3D IC Clock Tree Construction
by: Yi-Ming Wu, et al.
Published: (2010)

Low-Power Gated Clock Tree Synthesis for 3D ICs
by: Chen, Yuchuan, et al.
Published: (2012)

Minimum skew clock tree in 3D IC under different temperatures
by: Hsiang-Cheng Lai, et al.
Published: (2012)

Multiple-TSV Schemes for Defect-Tolerant Clock-Delivery TSVs in 3D ICs
by: Lin,Yu-Chien, et al.
Published: (2017)

Die-to-Die Wire-Independent Clock Synchronization for 3D IC
by: Ke, Ji-Wei, et al.
Published: (2011)

Clock Tree Construction Using Gated Clock Cloning
by: Hsin-Hung Chang, et al.
Published: (2012)

The neural basis of testable and non-testable beliefs.
by: Jonathon R Howlett, et al.
Published: (2015-01-01)

High Level Synthesis Methodology for Highly Testable and Nonzero Clock Skew Low Power Design
by: Tung-Hua Yeh, et al.
Published: (2011)

3D Variation-Aware Clock Tree Synthesis
by: Cheng, Ming-Yen, et al.
Published: (2013)

An All-digital Delay-locked Loop for 3D ICs Die-to-die Clock Synchronization
by: Chi-Yu Hou, et al.
Published: (2014)

Zero Skew Clock Tree Considering Voltage Drop Effect
by: Yi-Chang Liu, et al.
Published: (2005)

Design for pre-bond testability in 3D integrated circuits
by: Lewis, Dean Leon
Published: (2013)

Testability Design and Testability Analysis of a Cube Calculus Machine
by: Zhou, Lixin
Published: (1995)

Power Optimization for Activity-Driven Clock Trees
by: Chen-Hsien Lin, et al.
Published: (2018)

Layout-Aware Multiple Scan Tree Synthesis for 3D IC
by: Yi-Yu Liao, et al.
Published: (2010)

Design for Testability Techniques to Optimize VLSI Test Cost
by: Donglikar, Swapneel B.
Published: (2014)

Design for Testability of 2D-DCT Based on RQ Codes
by: Mu-Chang Tsai, et al.
Published: (2009)

Design and Design for Testability of Operational Amplifier
by: Hung-Yi Chen, et al.
Published: (101)

Junta Correlation is Testable
by: De, Anindya, et al.
Published: (2021)

Post-floorplanning Power Optimization in 3D IC
by: Chen, Chun-Yu, et al.
Published: (2011)

Design for Testability of 3D Graphics SoC with IEEE 1500 Standard
by: Xiang-Han Su, et al.
Published: (2010)

Design for Testability (DFT) and Hierarchical Testing of 3D Graphics SoC
by: Long - Feng Chen, et al.
Published: (2007)

Optimal Clock Tree with General Skew Constraints for Safe Synchronous Systems
by: June-Chien Chang, et al.
Published: (2005)

Testability Modeling and Test Point Optimization Method of Multi-State System
by: Peng Wang, et al.
Published: (2020-01-01)

Circuit Rewiring and Random Pattern Testability
by: Lee, Yung-Chang, et al.
Published: (1997)

Testable Design and Implementation for a Microcontroller
by: Chia-Hau Chang, et al.
Published: (1999)

Interlayer Cooling Optimized Microchannel Network for 3D ICs
by: Chang, Li-Wen, et al.
Published: (2016)

On random testing:testability analysis, testable design, and their application on a RISC-type processor
by: GIU,GI-WEN, et al.
Published: (1989)

3D IC Applicable Nonvolatile Memories with Nanostructures
by: Hung, Min-Feng, et al.
Published: (2012)

Optimization, Testing and Design-for-Testability of Flow-Based Microfluidic Biochips
by: Hu, Kai
Published: (Jan )

Testability-directed specification of communications software.
by: Yu, Hua-Long.
Published: (2009)

Testable Design of ARM Based Core
by: Yu-Yuan Tzeng, et al.
Published: (2001)

Multiple-Branch Testable Design
by: Ruey-Feng Chen, et al.
Published: (1999)

Testability design rule checker
by: CHEN, JIN-ZHUO, et al.
Published: (1989)

Logic minimization for testable PLA
by: HUANG, GUO-HAO, et al.
Published: (1989)

Application and Studying for Design-for-Testability
by: 施振宇
Published: (1998)

Optimization Algorithm Applied to Zero Skew Clock Tree Implementation
by: Chih-Chung Lin, et al.
Published: (2011)

3-D IC Thermal Analysis and TSV Insertion Optimization
by: Yu-Fan Lu, et al.
Published: (2011)

Ten Testable Properties of Consciousness
by: Christopher W. Tyler
Published: (2020-06-01)

Cannot write session to /tmp/vufind_sessions/sess_4grsipuon99r00670h38mf76e0