The Implementation of Amplitude-Locked Loop for Digital Communication Chip Design
碩士 === 國立高雄應用科技大學 === 電子工程系 === 99 === The purpose of a communication system is transmitted information-bearing message signal through a channel separating the transmitter from the receiver. The modulated carrier is often induced and interfered by any type of noise source. The co-channel separation...
Main Authors: | Chia-Hung Huang, 黃嘉宏 |
---|---|
Other Authors: | Gwo-Jia Jong |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/66722556808109303366 |
Similar Items
-
The Implementation of Multi-Channel Signal Separated Amplitude-Locked Loop for System on a Chip
by: Jyun-Ciang Huang, et al.
Published: (2008) -
The FPGA Implementation Based on the Amplitude-Locked Loop Model
by: Chin-Chang Wang, et al.
Published: (2007) -
Adaptive Bandwidth All-Digital Phase-Locked Loop chip design
by: Yi-Herng Lee, et al.
Published: (2009) -
The Amplitude-Locked Loop System for Separating
by: Fang-Yi Yang, et al.
Published: (2004) -
The Design and Analysis of the All-Digital CMOS Delay-Locked Loop
by: ChiaChing Huang, et al.
Published: (2000)