A High-Speed Frequency Acquisition PLL Using Phase Frequency Detector with Variable Gain
碩士 === 輔仁大學 === 電機工程學系 === 99 === Along with the time evolution, the nowadays television system already evolves to digital LCD display technology from the tradition CRT display technology. However digital LCD monitor only supports one resolution. In order to allow digital LCD monitor to accept diffe...
Main Authors: | Jerry Yau, 姚吉重 |
---|---|
Other Authors: | Steve Hung-Lung Tu |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/66685562639866483264 |
Similar Items
-
Fast Locking Adaptive PLL using Dual-Edge Phase-Frequency Detector
by: Yang, Bo-Min, et al.
Published: (2010) -
Design of High Speed CMOS PLL for Multi-Frequency Band Application
by: Wu-Hung Lu, et al.
Published: (2002) -
Design of Low Jitter Frequency Synthesizers with Fast Frequency Acquisition Phase-Frequency Detector
by: Yi-Shing Shih, et al.
Published: (2006) -
Multiloop PLL frequency synthesizer
by: CHEN, XI-MIN, et al.
Published: (1986) -
PLL Clock Generator with Phase Error Detector
by: Ju-lin Chia, et al.
Published: (2004)