TSV Count Minimization through Alternative Paths
碩士 === 中原大學 === 電子工程研究所 === 99 === In the design of three-dimensional integrated circuits (3D ICs), through-silicon-vias (TSVs) are used for data transfer across layers. However, TSVs act as obstacles during the stage of placement and routing and have a negative impact on chip yield. Therefore,...
Main Authors: | Chih-Hsien Kuo, 郭致顯 |
---|---|
Other Authors: | Shih-Hsu Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/01760480627212741632 |
Similar Items
-
TSV Number Minimization by Stacking Selection
by: Wei-Shuo Tzeng, et al.
Published: (2012) -
Layer Assignment for TSV and SER Minimization in 3D IC Design
by: Yu-Ta Chen, et al.
Published: (2017) -
Test Generation of Path Delay Faults Induced by Defect in Power TSV
by: Chi-Jih Shih, et al.
Published: (2013) -
Fault-tolerant TSV by Using Scan-chain Test TSV
by: Ting, Hui-Ling, et al.
Published: (2013) -
A Post-Processing Approach to Minimize TSV Number in High-Level Synthesis
by: Tsorng-Yu Huang, et al.
Published: (2010)