A DLL-based Pulsewidth Control Loop With Phase Error Corrector
碩士 === 長庚大學 === 電機工程學系 === 99 === When the technology continuously scaling down, the short channel effects and the presence of the voltage, process, and temperature variations make the circuit hard to design;Delay-Locked Loops (DLLs) have been used for clock deskew in stead of Phase-Locked Loops (PL...
Main Authors: | PIN-CHENG CHIU, 邱品誠 |
---|---|
Other Authors: | S. K. Kao |
Format: | Others |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25879333506593845879 |
Similar Items
-
An Adjustable Pulsewidth of High Speed Digital Pulsewidth Locked Loop
by: Jia-shuo Liang, et al.
Published: (2006) -
A Novel Differential Pulsewidth Control Loop
by: Yung-Sheng Lin, et al.
Published: (2004) -
The Analysis and Design of PulseWidth Control Loop
by: Huang Jyun-Hua, et al.
Published: (2005) -
A Fast Digital Duty Cycle Detection and Pulsewidth Generator Pulsewidth Lock Loops
by: Kai-shun Lin, et al.
Published: (2012) -
A New Fully Differential Pulsewidth Control Loop
by: Chi-Ping Chang, et al.
Published: (2011)