Multi-Channel-Length Sub-Threshold CMOS Circuits
碩士 === 國立中正大學 === 電機工程研究所 === 99 === There are more special process procedure in nano era which changed the characteristic of semiconductor. The performance and energy consumption will get lost once designer still keep the same design technique without process consideration. A special byproduct call...
Main Authors: | Hsieh, Chung-Han, 謝宗翰 |
---|---|
Other Authors: | Wang, Jinn-Shyan |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/51703095557966187636 |
Similar Items
-
An Improved Low Voltage/Low Power Multi-Threshold CMOS Digital Circuit Design
by: Jiann-Shing Shieh, et al.
Published: (1999) -
The design of CMOS RF front-end circuit for DVB-S application
by: C.H. Hsieh, et al.
Published: (2008) -
Design of Low-Voltage CMOS Voltage Reference Circuits Based on Sub-threshold Characteristics
by: Dern-kan Chang, et al.
Published: (2007) -
Low Voltage Sub-Bangdap Voltage Reference Circuit Design in Deep Sub-Micron CMOS Process Technology
by: Mark Hsieh, et al.
Published: (2005) -
Novel Gated BJT Applications:Dynamic Threshold CMOS Circuit and Compact SRAM Cell
by: Shie, Hau-Tai, et al.
Published: (1996)