Implementing Fast Fourier Transform Using Hybrid Programming Model for Cluster of SMPs
碩士 === 靜宜大學 === 資訊工程學系碩士班 === 98 === Current parallel hardware architectures commonly used to execute parallel code can be broadly categories into shared-memory (SM), distributed-memory (DM), and distributed shared-memory (DSM) systems. DM systems and clusters have been popular because of their pri...
Main Authors: | Sheng-Wei Huang, 黃勝偉 |
---|---|
Other Authors: | Tien-Hsiung Weng |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25103832493911865869 |
Similar Items
-
Task Pool Teams for Implementing Irregular Algorithms on Clusters of SMPs
by: Hippold, Judith, et al.
Published: (2006) -
Hardware Implementation of Fast Fourier Transform
by: Hung-Chieh Tsai, et al.
Published: (2005) -
The Hybrid Architecture Parallel Fast Fourier Transform (HAPFFT)
by: Palmer, Joseph M.
Published: (2005) -
Improving the Efficiency of Active PFC on SMPS
by: Yen-Ting Fang, et al.
Published: (2009) -
The Investigation and Implementation of Intellectual Property of Fast Fourier Transform
by: Greg Tseng, et al.
Published: (2004)