FPGA Implementation of ΔΣ Modulators in Fractional-N PLL
碩士 === 國立臺灣科技大學 === 電子工程系 === 98 === Fractional-N synthesizers have many advantages over their conventional counterparts, integer N synthesizers. These include, among others, high frequency resolution, fast channel switching speed, low in-band phase noise, less stringent phase noise requirement on t...
Main Authors: | Cheng-lun Wen, 溫政倫 |
---|---|
Other Authors: | Jhin-Fang Huang |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29235907026820955180 |
Similar Items
-
Design Considerations for Autocalibrations of Wide-Band ΔΣ Fractional-N PLL Synthesizers
by: Jaewook Shin, et al.
Published: (2011-01-01) -
FPGA Programmable PLL Impact on EMC Behavior
by: Cheng-hsieh Wu, et al.
Published: (2010) -
FPGA Design for PLL
by: Chen, Pu-Ching, et al.
Published: (1993) -
A 2V 5GHz CMOS Fractional-N Frequency Synthesizer with a ΔΣ Modulator
by: Jia-Xian Chang, et al.
Published: (2001) -
The ΔΣ Modulator with Pre-Detective Dynamic Quantization
by: 賴宏璟
Published: (2011)