Design and Implementation of Portable All-Digital PLLs
博士 === 臺灣大學 === 電機工程學研究所 === 98 === Different kinds of phase-locked loops (PLL) have been developed for various applications since the design of the first PLL in 1932. In recent years, the all-digital phase-locked loop (ADPLL) has been broadly studied for System-on-Chip (SoC) applications, because m...
Main Authors: | Chia-Tsun Wu, 吳嘉村 |
---|---|
Other Authors: | An-Yeu (Andy) Wu |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/08190933105535417972 |
Similar Items
-
Portable Fast Locking All-Digital Phase-Lock Loop Circuit Design
by: Chia-Tsun Wu., et al.
Published: (2003) -
A Quantization Noise Suppression Technique for All-Digital Fractional-N PLLs
by: Sung-Lin Tsai, et al.
Published: (2012) -
A Cell-Based Compiler for Process Resilient Fractional-N All-Digital PLLs
by: Lee, Cheng-En, et al.
Published: (2017) -
FPGA Digital-to-Time Conveter Based on Dual PLLs and Double Data Rate
by: WU, NIEN-JU, et al.
Published: (2017) -
High Accuracy Digital-to-Time Converter with Dual PLLs
by: Ji-wei Yan, et al.
Published: (2008)