以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現
碩士 === 國立臺灣師範大學 === 資訊工程研究所 === 98 === This paper presents a novel hardware architecture for fast principle component analysis (PCA). The architecture is based on generalized Hebbian algorithm (GHA). In the architecture, the updating of different synaptic weight vectors are divided into a number of...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29484029152421058187 |
id |
ndltd-TW-098NTNU5392032 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-098NTNU53920322015-10-13T18:35:09Z http://ndltd.ncl.edu.tw/handle/29484029152421058187 以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 洪禕璨 碩士 國立臺灣師範大學 資訊工程研究所 98 This paper presents a novel hardware architecture for fast principle component analysis (PCA). The architecture is based on generalized Hebbian algorithm (GHA). In the architecture, the updating of different synaptic weight vectors are divided into a number of stages. The results of precedent stages will be used for the computation of subsequent stages for expediting training speed and lowering the area cost. The proposed architecture has been embedded in a system-on-programmable-chip (SOPC) platform for physical performance measurement. Experimental results show that the proposed architecture is an effective alternative for fast PCA attaining both high performance and low computational time. 黃文吉 2009 學位論文 ; thesis 47 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣師範大學 === 資訊工程研究所 === 98 === This paper presents a novel hardware architecture for fast principle component analysis (PCA). The architecture is based on generalized Hebbian algorithm (GHA). In the architecture, the updating of different synaptic weight vectors are divided into a number of stages. The results of precedent stages will be used for the computation of subsequent stages for expediting training speed and lowering the area cost. The proposed architecture has been embedded in a system-on-programmable-chip (SOPC) platform for physical performance measurement. Experimental results show that the proposed architecture is an effective alternative for fast PCA attaining both high performance and low computational time.
|
author2 |
黃文吉 |
author_facet |
黃文吉 洪禕璨 |
author |
洪禕璨 |
spellingShingle |
洪禕璨 以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 |
author_sort |
洪禕璨 |
title |
以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 |
title_short |
以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 |
title_full |
以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 |
title_fullStr |
以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 |
title_full_unstemmed |
以GeneralizedHebbianAlgorithm為基礎的主成分分析之硬體實現 |
title_sort |
以generalizedhebbianalgorithm為基礎的主成分分析之硬體實現 |
publishDate |
2009 |
url |
http://ndltd.ncl.edu.tw/handle/29484029152421058187 |
work_keys_str_mv |
AT hóngyīcàn yǐgeneralizedhebbianalgorithmwèijīchǔdezhǔchéngfēnfēnxīzhīyìngtǐshíxiàn |
_version_ |
1718034202334593024 |