A 5.6ps Resolution Time-to-Digital Converter Using a Multipath Ring Oscillator
碩士 === 國立清華大學 === 電機工程學系 === 98 === This thesis reports the design and implementation of a time-to-digital convertor (TDC) with high resolution, wide detect range, and low power dissipation. Conventionally, the time resolution of a conventional delay-line based TDC is usually limited by the delay c...
Main Authors: | Pan, Geng-Yi, 潘耿儀 |
---|---|
Other Authors: | Huang, Po-Chiun |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/67215780050754754525 |
Similar Items
-
A 10-bit Segmented Digital-to-Time Converter with 10ps-level Resolution and Automatic Offset Calibration
by: Keng-HongChu, et al.
Published: (2014) -
Self-Calibrated Time-to-Digital Converter with 3.9ps Resolution
by: SHIAU-TZA GU, et al.
Published: (2011) -
Digital-to-Time Converter with 3.93 ps Resolution Implemented on FPGA Chips
by: Min Zhang, et al.
Published: (2017-01-01) -
An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement
by: Chao Chen, et al.
Published: (2014-01-01) -
A 13-Bit, 12-ps Resolution Vernier Time-to-Digital Converter Based on Dual Delay-Rings for SPAD Image Sensor
by: Zunkai Huang, et al.
Published: (2021-01-01)