A New Differential P-Channel Logic-Compatible Multiple-Time Programmable Non-Volatile Memory Cell with Self-Recovery Scheme

A New Differential P-Channel Logic-Compatible Multiple-Time Programmable Non-Volatile Memory Cell with Self-Recovery Scheme

碩士 === 國立清華大學 === 電子工程研究所 === 98 === Due to the electrical portable product, the requirements of the embedded nonvolatile memory (eNVM) are growing fast, but nowadays the eNVM can’t keep scaling down, limit by its charge retention capability. This study proposes a new differential P-channel logic-co...

Full description

Bibliographic Details
Main Authors:	Lin, Wun-Jie, 林文傑
Other Authors:	Lin, Chrong-Jung
Format:	Others
Language:	zh-TW
Published:	2010
Online Access:	http://ndltd.ncl.edu.tw/handle/82391490481886834684

Similar Items

A New Logic-Compatible Differential Self-Selective Program Multiple-Time Programmable Non-Volatile Memory Cell
by: Yang, Hsiao-Lan, et al.
Published: (2009)

Study of Highly-Scalable and Logic-Compatible Non-Volatile Memories
by: Tsai, Yi-Hung, et al.
Published: (2009)

A Novel CMOS Logic Compatible Analog One-Time-Programmable Memory
by: Yang, Chih Sung, et al.
Published: (2015)

Emerging CMOS Compatible Magnetic Memories and Logic
by: Johannes Ender, et al.
Published: (2021-01-01)

A New Logic Process N-Channel Contact Coupling Gate Multi-time Programmable Non-Volatile Memory Cell
by: Wu, Haw-Yun, et al.
Published: (2011)

The Study and Development of a Novel CMOS Logic Compatible Twin-Gate One-Time Programmable Memory
by: Hsiao, Woan-Yun, et al.
Published: (2014)

Self-Convergent Trimming of Embedded Logic Compatible OTP memory in Low Voltage SRAMs
by: 簡聖諺
Published: (2014)

Eight-channel spectrometric ADC with programmable logic
by: А. P. Voiter, et al.
Published: (2016-06-01)

On-Chip Recovery Operation for Self-Aligned Nitride Logic Non-Volatile Memory Cells in High-K Metal Gate CMOS Technology
by: Po-Yen Lin, et al.
Published: (2015-01-01)

The Fully CMOS Compatible Multiple-Time-Programmable Memory Circuits and Switched-Capacitor DC-DC Converter Design
by: ChihYang Huang, et al.
Published: (2012)

In-Memory Logic Operations and Neuromorphic Computing in Non-Volatile Random Access Memory
by: Qiao-Feng Ou, et al.
Published: (2020-08-01)

Current-Driven Magnetic Devices for Non-Volatile Logic and Memory
by: Bromberg, David M.
Published: (2014)

P-channel Differential Multiple-Time Programmable Memory Cells by Laterally Coupled Floating Metal Gate FinFETs
by: Wang, Tai-Min, et al.
Published: (2018)

Programmable terahertz metamaterial with multiple logic characteristics
by: Xingzhuo Hu, et al.
Published: (2020-09-01)

Design of multiple-valued programmable logic arrays
by: Ko, Yong Ha
Published: (Dece)

A Novel FinFET Logic Compatible Via Resistive Random Access Memory
by: Shih, Yi-Hong, et al.
Published: (2018)

Logic-compatible binary resistive-switching memory using atomic layer deposition technique
by: VIJJAPU MANI TEJA, et al.
Published: (2018)

Coding schemes for channels with memory
by: SHI,ZHI-DA, et al.
Published: (1990)

A New Nonvolatile Memory with Self-Aligned Nitride (SAN) Storage in Fully CMOS Compatible Logic Process
by: Lai, Han-Chao, et al.
Published: (2010)

The Affect of Foreign Investments Turnover for Taiwan Stock Price Volatility
by: Wun-Jie Jheng, et al.
Published: (2006)

Access compatibility for shared logical resources /
by: Rypka, David Jerome
Published: (1982)

A New P-Channel Spacer Coupling Gate Multi-time Programmable Non-Volatile Memory Cell
by: Yuan-chang Kuo, et al.
Published: (2013)

A Magnetic Semiconductor based Non-Volatile Memory and Logic Element
by: Mark, Stefan
Published: (2011)

Novel Non-Volatile Memory Cells for Advanced CMOS Logic Technologies
by: Huang, Chia-En, et al.
Published: (2010)

Towards generic memory forensic framework for programmable logic controllers
by: Ahmed, I., et al.
Published: (2023)

Composition of Logical Petri Nets and Compatibility Analysis
by: Wenjing Luan, et al.
Published: (2017-01-01)

A New Lateral Conductive Bridge Random Access Memory by Fully CMOS Logic Compatible Process
by: Lin, Yu-Cheng, et al.
Published: (2013)

Comprehensive Performance Quasi-Non-Volatile Memory Compatible with Large-Scale Preparation by Chemical Vapor Deposition
by: Kun Yang, et al.
Published: (2020-07-01)

Image Authentication and Recovery Scheme with Multiple Recovery Message Shares
by: Cheng, Zhiwei, et al.
Published: (2012)

Temporal Logic for Programmable Logic Controllers
by: Natalia Olegovna Garanina, et al.
Published: (2020-12-01)

A Novel CMOS Logic Compatible Shallow Trench Isolation Sidewall edge Resistive Random Access Memory
by: Liao, Chu Feng, et al.
Published: (2016)

Controlled data storage for non-volatile memory cells embedded in nano magnetic logic
by: Fabrizio Riente, et al.
Published: (2017-05-01)

Admissibility, compatibility, and deducibility in first-order sequent logics
by: Alexander Lyaletski
Published: (2015-11-01)

Multiple-valued programmable logic array minimization by concurrent multiple and mixed simulated annealing.
by: Yildirim, Cem
Published: (2013)

Spectral Analysis for a Square-Law Timing Recovery Scheme in White Gaussian and Multipath Fading Channels
by: Han J. Chang, et al.
Published: (1995)

Multiple-valued programmable logic array minimization by solution space search
by: Wendt, Charles G.
Published: (2014)

Minimization of multiple-valued programmable logic array using simulated annealing.
by: Earle, Robert C.
Published: (2013)

Using Multiple Criteria Decision Making to select Programmable Logic Controller
by: 吳惠珊
Published: (2013)

Progress in Programmable Logic
by: Jozef Cuntala, et al.
Published: (2004-01-01)

Programmable Logic Controller
Published: (2010)