Estimating the influence of substrate noise on a SAR ADC in pre-layout simulation
碩士 === 國立清華大學 === 電子工程研究所 === 98 === Analog and digital circuits are combined on the same substrate of the bio-chip. Noise propagating through the substrate influences analog circuit performances. It is difficult to understand this phenomenon before layout extraction because the technology file whic...
Main Authors: | Fan, Yang-Hang, 范揚航 |
---|---|
Other Authors: | Chen, Hsin |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/71454648146569729916 |
Similar Items
-
A 10-bit Column Parallel SAR ADC with Calibration for Sensor Array Applications
by: Su, Sheng-Hang, et al.
Published: (2013) -
Architecture and layout of a 2.6GS/s 8 bits Time-interleaved SAR ADC
by: Fang-An Lee, et al.
Published: (2015) -
A Pipelined Noise-Shaping SAR ADC Using Ring Amplifier
by: Juyong Lee, et al.
Published: (2021-08-01) -
Comparision of ADC Archiectures and Design and Analysis of 8-bit SAR ADC
by: 蘇建森
Published: (1997) -
Bit Error Rate Estimation Method and Test Technique for SAR ADCs
by: Chia-ChuanLi, et al.
Published: (2019)