An FPGA Implementation of 40Gbps Ultra High Speed VOQs

An FPGA Implementation of 40Gbps Ultra High Speed VOQs

碩士 === 國立清華大學 === 資訊工程學系 === 98

Bibliographic Details
Main Authors:	Lee, Ta-I, 李達翊
Other Authors:	Lee, Duan-Shin
Format:	Others
Language:	zh-TW
Published:	2010
Online Access:	http://ndltd.ncl.edu.tw/handle/94781475960567632845

Similar Items

Design and Implementation of 40Gbps Ultra High Speed VOQ
by: Tsai, Shih Min, et al.
Published: (2009)

An FPGA Implementation of a 40Gbps Ultra High Speed FIFO Queue - Buffer Manager
by: Chu-Sheng Ku, et al.
Published: (2008)

An FPGA Implementation of a 40Gbps Ultra High Speed FIFO Queue - Dump Process, Segmentation and Reassembly
by: Chun-Yeh Chen, et al.
Published: (2008)

The FPGA Implementation of a 40Gbps Ultra High Speed Queue – Data Switch Controller and DeQ Method
by: Chih-Hsien Lu, et al.
Published: (2008)

Emulation of OQ Switches Using 3D-VOQ Switches
by: Hsuan-Kuei Cheng, et al.
Published: (2005)

10 Gbps TCP/IP streams from the FPGA for High Energy Physics
by: Bauer, Gerry P., et al.
Published: (2015)

Developing Cost-Effective and High-Speed 40 Gbps FSO Systems Incorporating Wavelength and Spatial Diversity Techniques
by: Chaudhary, S., et al.
Published: (2021)

Developing Cost-Effective and High-Speed 40 Gbps FSO Systems Incorporating Wavelength and Spatial Diversity Techniques
by: Satish Kumar Modalavalasa, et al.
Published: (2021-08-01)

Grant‐Aware Scheduling Algorithm for VOQ‐Based Input‐Buffered Packet Switches
by: Kyeong‐Eun Han, et al.
Published: (2018-05-01)

Study of High speed 4x10 Gbps AOC
by: Sheng-Yuan Chien, et al.
Published: (2012)

An Efficient FPGA Hardware Implementation of High-Speed Huffman Decoder
by: Jhih-Yuan Li, et al.
Published: (2008)

Modulation format comparison in PMD-Impaired 40Gbps systems
by: André, Nuno Miguel Duarte Sequeira
Published: (2007)

An Implementation of Optical Transponder and Media Converter Unit for Speeds up to 2.5 Gbps
by: N. Jovalekić, et al.
Published: (2013-11-01)

Effects of ground vias on differential via in 25-Gbps high-speed circuits
by: Bo-Lin Zeng, et al.
Published: (2015)

Link Optimization and Performance Analysis of a 40 Gbps DQPSK Modulated Ultra DWDM System with 32 Orthogonally Polarized channels
by: Lucky Sharan, et al.

Design and Implementation of Gbps Turbo Decoders
by: 賴名威
Published: (2007)

Implementation of high-speed fixed-point dividers on FPGA
by: Nikolai Sorokin
Published: (2006-04-01)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices
by: Gray, Carl Edward
Published: (2012)

10 Gbps TCP/IP streams from the FPGA for the CMS DAQ eventbuilder network
by: Bauer, Gerry P, et al.
Published: (2019)

An implementation method of missile speed compensation with FPGA on high speed moving platform
by: Hou Kaiqiang, et al.
Published: (2019-02-01)

Design And Implementation Of High Speed Complex Multiplier Using Fpga
by: Ali Mohammed Hassan Al-Bermani, et al.
Published: (2008-03-01)

FPGA implementation of congestion control routers in high speed networks
by: Fereydouni-Forouzandeh, Fariborz
Published: (2005)

System Design and FPGA Prototyping of 5 Gbps Transmission Indoor Wireless SC/OFDM Receiver
by: Hung, Jui-Yi, et al.
Published: (2012)

A Gbps AES Cipher
by: 李明和
Published: (2001)

Signal Integrity analysis for Differential-Signal Transmission Applied in 10Gbps High-speed Circuits
by: Chien-Fu Liao, et al.
Published: (2014)

The Research and Implementation of an Ultra-high Speed Soft Switch Inverter
by: Bing-Fong Li, et al.
Published: (2014)

Address Management of VOQ and Re-sequencing Buffers in AdvancedTCA based Load Balanced Birkhoff-von Neumann Switches
by: Yuen-Ru Yen, et al.
Published: (2008)

An FPGA-Based Ultra-High-Speed Object Detection Algorithm with Multi-Frame Information Fusion
by: Xianlei Long, et al.
Published: (2019-08-01)

Optimization and Design of Passive Link with Single Channel 25 Gbps Based on High-Speed Backplane
by: Jie Liu, et al.
Published: (2021-07-01)

FPGA Implementations of High Speed Sequential and Fully Pipelining AES Modules
by: Jun-Kui Huang, et al.
Published: (2006)

The Design and Implementation of PMSM Speed Control by FPGA
by: Jhih-Yu Lin, et al.
Published: (2015)

Experimental 2 GBPS MM Wave System and 4 GBPS QASK Modulator
by: Horwood, D. F., et al.
Published: (1978)

Sensorless Speed Estimation of PMSM and Adaptive Fuzzy Control Based on FPGA Technology
by: Yan, Cheng Ta, et al.

High-speed implementation of ANT series block cipher algorithm on FPGA
by: Wang Jianxin, et al.
Published: (2021-04-01)

High-Speed (>50 Gbps) Vertical-Cavity Surface-Emitting Lasers with Zn-Diffusion and Oxide-Relief Structures for 200 Gbps Shortwave Wavelength Division Multiplexing (SWDM) Applications
by: Kai-Lun Chi, et al.
Published: (2018)

5-Gbps Optical Interconnect Module Realized on Ceramic Substrate with High-Speed Via-Hole Structure
by: Ho-yen Tsai, et al.
Published: (2012)

Implementation of Directional Peer-Group Image Filter on FPGA
by: CHIA, SHANG-TA, et al.
Published: (2018)