Multiple Precision Iterative Floating-Point Multiplier for Low-Power Applications
碩士 === 國立中山大學 === 資訊工程學系研究所 === 98 === In many multimedia applications, a little error in the output results is allowable. Therefore, this thesis presents an iterative floating-point multiplier with multiple precision to reduce the energy consumption of floating-point multiplication operations. The...
Main Authors: | Cang-yuan Guo, 郭倉源 |
---|---|
Other Authors: | Shiann-Rong Kuang |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72910157957846921579 |
Similar Items
-
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01) -
Formal Verification of an Iterative Low-Power x86 Floating-Point Multiplier with Redundant Feedback
by: Peter-Michael Seidel
Published: (2011-10-01) -
Implementation of Variable-Latency Floating-Point Multipliers for Low-Power Applications
by: Hua-yi Hong, et al.
Published: (2008) -
Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications
by: Kee-khuan Yu, et al.
Published: (2011) -
Multi-precision Floating Point Special Function Unit for Low Power Applications
by: Ying-Chen Liao, et al.
Published: (2010)