Silicon Intellectual Property Design and Implementation of Area-Efficient Fixed-Width Multipliers

Silicon Intellectual Property Design and Implementation of Area-Efficient Fixed-Width Multipliers

碩士 === 國立屏東商業技術學院 === 資訊工程系(所) === 98 === none

Bibliographic Details
Main Authors:	Chi-Chung Wei, 魏麒宗
Other Authors:	Tso-Bing Juang
Format:	Others
Language:	zh-TW
Published:	2010
Online Access:	http://ndltd.ncl.edu.tw/handle/88630349708290186095

Similar Items

Design and Implementation of Power-Efficient Reconfigurable Fixed-Width Multipliers
by: Jin-Hao Tu, et al.
Published: (2008)

High-accuracy and Area-efficiency Fixed-width Booth Multiplier
by: Wei-Yi Liou, et al.
Published: (2015)

Silicon Intellectual Property Design and Implementation of Area-Efficient Modulo 2^n +/- 1 Multipliers
by: Go-long Wu, et al.
Published: (2010)

Low-Error and Area-Efficient Fixed-Width Multiplier with Fixed Compensation Circuit
by: Yueh Jung Li, et al.
Published: (2010)

A New and Efficient SVM Accelerator Design with Fixed-Width Multipliers
by: Jian-JhangChen, et al.
Published: (2019)

Algorithmic Noise-Tolerance Multiplier Design via Redundant Fixed-Width Multiplier
by: Feng Yu Liao, et al.
Published: (2010)

DESIGN OF LOW POWER FIXED-WIDTH MULTIPLIERS FOR PIPELINED FFT PROCESSORS
by: Wei-jr Wu, et al.
Published: (2008)

Design of Low-Error Fixed-Width Multiplier for Convolution Computations
by: Shih-Chun Chen, et al.
Published: (2005)

Design of Self-Compensation Fixed-Width Multiplier and Its Applications
by: 黃弘安
Published: (2005)

ERROR COMPENSATION TECHNIQUE FOR 90NM CMOS FIXED-WIDTH AND AREA EFFICIENT BOOTH ENCODING MULTIPLIER
by: S. Ravindrakumar, et al.
Published: (2019-10-01)

Area-Efficient Low-Power Algorithmic Noise-Tolerant Architecture Based on High-Accuracy Fixed-Width Multiplier
by: Shang Mo Chuang, et al.
Published: (2011)

VLSI Implementation of High-Accuracy Fixed-Width Booth Multipliers and Its DCT Applications
by: Wen-Quan He, et al.
Published: (2014)

Fine-Tuning of Fixed-Width Booth Multiplier based on Intelligent Evolutionary Algorithm
by: Wen Chi Yeh, et al.
Published: (2019)

Low-Error Fixed-Width Multipliers via Statistical Compensated Method
by: Chiang, Hsin-Chen, et al.
Published: (2011)

High-Speed and Low-Power Fixed-Width Multipliers for DSP Applications
by: Chien-Nan Kuo, et al.
Published: (2004)

A High-Accuracy Fixed-Width Booth Multiplier with Adaptive Statistical Algorithm
by: Fei, Yu-Ya, et al.
Published: (2012)

DESIGN OF LOW-ERROR AND LOW-POWER FIXED-WIDTH MULTIPLIERS BASED ON ROW-BYPASSING AND COLUMN-BYPASSING
by: Wen-Hung Liu, et al.
Published: (2007)

Low-Error and Area-Efficient Fixed-Width Multiplier by Using Dual Group Minor Input Correction Vector and Recovering Input Correction Vector Over-Compensation
by: Chun Chien Wang, et al.
Published: (2010)

Fixed-point parallel multipliers
by: XIE, RUI-ZU, et al.
Published: (1987)

Legorization of Silicon Intellectual Property: An Example of ASIC Design
by: Chen, Chih-Chung, et al.
Published: (2018)

Temperature characteristics of silicon photoelectronic multipliers
by: M. A. Asayonak, et al.
Published: (2019-06-01)

An Efficient Vedic Multiplier Design
by: Jiang,CunHao, et al.
Published: (2017)

Efficient Booth Multiplier and Reed-Solomon Codec Architecture Design and Implementation
by: Min-An Song, et al.
Published: (2007)

Diode-basedVoltageMultiplierModeling
by: Wei, Yu-Chi, et al.

Sequential fixed width confidence intervals
by: Asparouhov, Tihomir Zlatev
Published: (2000)

Design of The Silicon Intellectual Property for Empirical Mode Decomposition
by: Ju-YangZheng, et al.
Published: (2013)

The Properties of the Stokes Multipliers
by: Wei-Chun Ko, et al.
Published: (1994)

High Degree Multidimensional Interpolation with Linear Slope Compositions and Its Silicon Intellectual Property Implementation
by: Wei-Yang Xu, et al.
Published: (2009)

Design of a pipelined multiplier using a Silicon Compiler
by: Huber, Ronald Scott
Published: (2013)

A Novel and Efficient Hardware Implementation of Scalar Point Multiplier
by: M. Masoumi, et al.
Published: (2012-12-01)

Efficient algorithm and architecture for implementation of multiplier circuits in modern EPGAs
by: Athow, Jacques Laurent
Published: (2008)

NEW ARCHITECTURES AND IMPLEMENTATIONS OF FIR FILTERS USING EFFICIENT MULTIPLIERS
by: Van, Lan - Da, et al.
Published: (1997)

Scaled AAN for Fixed-Point Multiplier-Free IDCT
by: P. P. Zhu, et al.
Published: (2009-01-01)

The Moduli Space of Polynomial Maps and Their Fixed-Point Multipliers
by: Sugiyama, Toshi
Published: (2018)

Active Capacitor Multiplier in Low Dropout Regulator with-reduction
by: Wang, Chi-Pung, et al.
Published: (2010)

Productization and Industry Analysis of Silicon Intellectual Property
by: I-Fay Fred Wang, et al.
Published: (2005)

On Power Estimation Methods for Silicon Intellectual Properties
by: Chih-Yang Hsu, et al.
Published: (2005)

Application of a silicon complier to VLSI design of digital pipelined multipliers.
by: Carlson, Dennis J.
Published: (2012)

Force multiplier in a microelectromechanical silicon oscillating accelerometer
by: St. Michel, Nathan A. (Nathan Alan), 1975-
Published: (2006)

Fixed terminal time regulator design using time-multiplied performance index
by: CAI, GING-FENG, et al.
Published: (1989)