The Design and Implementation of CRC Based Packet Error Corrector Using Parallel Architecture
碩士 === 國立中央大學 === 通訊工程研究所 === 98 === Usually, data frames encapsulated in the medium access control MAC layer are protected by the well-known CRC-32 mechanism. The CRC-32 redundant information is produced by encoding the original data according to a pre-specified polyn...
Main Authors: | Ting-rong Ou, 歐亭鎔 |
---|---|
Other Authors: | Shiann-tsong Sheu |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/45809355173379866826 |
Similar Items
Similar Items
-
A CRC Based Error Corrector (CEC)for Wireless Networks
by: Huei-yu Lee, et al.
Published: (2008) -
VLSI Design of A Parallel CRC-32 with Single Error Correction
by: Min-Dong Li, et al.
Published: (2006) -
Design and implementation of parallel CRC algorithm for fibre channel on FPGA
by: Wu Chuxiong, et al.
Published: (2019-10-01) -
Implementation Of High-Speed Parallel CRC Circuits
by: Lu Ming Yu, et al.
Published: (2012) -
CRC-embedded Error Correction for Hybrid ARQ
by: Sun, Yu-Ting, et al.
Published: (2009)