Multi-Phase Timing Skew Calibratio nand Its Application to Timie-Interleaved ADCs
博士 === 國立交通大學 === 電子研究所 === 98
Main Author: | 王仲益 |
---|---|
Other Authors: | 吳介琮 |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/80254467985162439673 |
Similar Items
-
Design of a Timing Skew Calibration Processer for High-speed Time-interleaved ADCs
by: Jia-Yi Hu, et al.
Published: (2018) -
A Background Correlation-Based Timing Skew Estimation Method for Time-Interleaved ADCs
by: Xin Li, et al.
Published: (2021-01-01) -
Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015) -
A Background Timing-Skew Calibration Technique Using Channel Correlation for Time-Interleaved ADCs
by: Jhao-Wei Zeng, et al.
Published: (2014) -
Low-Skew High-Speed Low-Power Four-Channel Time-Interleaved SAR ADC
by: Mi-Ti Yang, et al.
Published: (2016)