Test Interface and Integration for High Yield 3D IC Design
碩士 === 國立中興大學 === 資訊科學與工程學系所 === 98 ===
Main Authors: | Ming-Hsien Wu, 鄔明憲 |
---|---|
Other Authors: | Sying-Jyan Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91212449306150110345 |
Similar Items
-
Test Integration and Yield-Enhancement Techniques for 3-D ICs
by: Che-Wei Chou, et al.
Published: (2013) -
Improvement of test yield for IC product
by: 林大元
Published: (2011) -
Yield improvement of 3D ICs by TSV redundancy
by: Lin, Wei-Liang, et al.
Published: (2010) -
Yield and reliability enhancement for 3D-stacked ICs.
Published: (2013) -
3D-IC Technology Characterization and Test Chip Design
Published: (2013)