A Redundant Fault Tolerant Method by Using CVSL Logic
碩士 === 國立中興大學 === 資訊科學與工程學系所 === 98 === For the deep sub-nanometer manufacturing process, the fault tolerant processing issue has been becoming more and more important than before. There are a number of technologies have been propose to improve the process yield by using many other different metho...
Main Authors: | Kuo-Ming Huang, 黃國明 |
---|---|
Other Authors: | 黃德成 |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61618109521513474911 |
Similar Items
-
Fault tolerance and redundancy in neural networks
by: Emmerson, Martin D.
Published: (1992) -
Dissimilar redundancy in fault-tolerant microcomputer systems
by: Rial, A.
Published: (1980) -
Fault Tolerant Control in Redundant Inertial Navigation System
by: Xiaoqiang Dai, et al.
Published: (2013-01-01) -
Comparison on Inverse-Free Method and Psuedoinverse Method for Fault-Tolerant Planning of Redundant Manipulator
by: Jiawei Luo, et al.
Published: (2020-01-01) -
Use of Approximate Triple Modular Redundancy for Fault Tolerance in Digital Circuits
by: Albandes, Iuri
Published: (2019)