Simulation Based Investigation to Reduce Production Cycle Time for Wafer Fabrication
碩士 === 明志科技大學 === 工業工程與管理研究所 === 98 === In recent years, with the huge capital investments and high level of market competitiveness, semiconductor manufacturing industries must innovate of new process technology to increase market share and profit. Cycle time reduction is proved to increase producti...
Main Authors: | Tsung-Shiun Hsieh, 葉宗訓 |
---|---|
Other Authors: | Ping-Yu Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/39624260277740876346 |
Similar Items
-
The Model of Cycle Time Estimation for the Wafer Fabrication.
by: Derger Wang, et al.
Published: (1999) -
The Construction of an Effective Method for Reducing R&D Cycle Time based on a Wafer Fabrication Installation
by: 周繼武
Published: (2004) -
The Study of Global Production Lot Sizing in Wafer Fabrication Measured by Cycle time
by: Chang, Yi-Cheng, et al.
Published: (1997) -
The Block-Based Cycle Time Estimation Methodology for Wafer Fabrication Factories
by: Hung-Wen Huang, et al.
Published: (2002) -
Using APS Simulation Model to Improve the Wafer Fabrication Production System
by: Chih-Tsung Lin, et al.
Published: (2005)