A Program Decompression Engine IP Generator Based on Partially Field-partitioned Compression Technique for the Embedded System
碩士 === 崑山科技大學 === 數位生活科技研究所 === 98 === In this thesis, we bring up the partial field partitioning compression and the decompression system, and get better results to deal with the jumping instruction. According to the ARM’s jumping instructions, they are divided into direct jumping instruction and...
Main Authors: | Ko-Yen Hu, 胡格嚴 |
---|---|
Other Authors: | 蔣元隆 |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61693611602232671821 |
Similar Items
-
An Efficient Field-Partition Based Code Compression and Its Pipelined Decompression System
by: Yong-Zong Lin, et al.
Published: (2006) -
The Architecture Design and Verification of a Multilevel Data Compression and Decompression IP
by: Shu-Yen Lin, et al.
Published: (2004) -
Transparent Data Compression and Decompression for Embedded Systems
by: Tano, Gustav
Published: (2008) -
The Design and Verification of a Data Compression and Decompression IP Architecture
by: Yung-yi Chang, et al.
Published: (2007) -
Segmented Compression Technique for IP core by Scan Chain Partitioning
by: Yu-Hsien Wu, et al.
Published: (2007)