A Decimal Squarer with Efficient Partial Product Generation
碩士 === 輔仁大學 === 電子工程學系 === 98 === Hardware realization of decimal arithmetic operations is becoming a necessity in commercial, financial and internet-based applications. Exponentiation is a frequently used but time-consuming operation for these applications. Usually, squaring and multiplication are...
Main Authors: | Yu Chan Chiu, 邱于展 |
---|---|
Other Authors: | Kuan Jen Lin |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/66864052514086965520 |
Similar Items
-
Designs of Parallel Decimal Squarer and Multiplier
by: Tzu Hao Lin, et al.
Published: (2011) -
Parallel Decimal Multipliers with Efficient Partial product Generation
by: Ju-Lin,Shih, et al.
Published: (2013) -
A Self-Testable Karatsuba Squarer
by: Lin, Ting-Wei, et al.
Published: (2014) -
New Design and Implementation of a Digital Squarer
by: Syu-Fong Chen, et al. -
A Systolic Array Squarer Having Five Classes of Cells
by: Jiun-Hau Tu, et al.
Published: (2006)