An Associative Cache Design with Conflict Miss Reduction in Power Aware Embedded Systems
碩士 === 逢甲大學 === 資訊工程所 === 98 === In the embedded system design, the power-aware issue always catches much of attention. In the factors of consuming power, the cache dominates a great part of power consumption. Therefore, designing a power efficiency cache to reduce the power consumption in embedded...
Main Authors: | Chien-Fu Chen, 陳建甫 |
---|---|
Other Authors: | Ching-Wen Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/85882367937496834475 |
Similar Items
-
Cache Miss Reduction Techniques for Embedded CPU Instruction Caches
by: Batcher, Kenneth William
Published: (2008) -
Reducing Conflict Misses on Partition Cache
by: Hsiu-Ping Lin, et al.
Published: (2004) -
Designing a Power-aware Embedded System with Code Compression and Linked Cache
by: Chang-Jung Ku, et al.
Published: (2006) -
Design of a Reconfigurable Cache for Low-Power Embedded Systems
by: Cheng-Hao Peng, et al.
Published: (2010) -
A Power-Efficient DVFS Mechanism for Cache Misses
by: 王為傑
Published: (2013)