Fluorinated CMOS HfO2 n-/p-MOSFETS by Pre- and Post-CF4 Plasma Passivation for High Performance (HP) and Low Stand-by Power (LSTP) Application
碩士 === 長庚大學 === 電子工程學系 === 98 === In this study, Fermi-level pinning (FLP) free and relaxation of negative-bias temperature-instability (NBTI) for fluorinated zero interfacial layer (Z-IL) HfO2 CMOS were achieved by CF4 plasma treatment on Si substrate. 48% and 45% driving current enhancement were o...
Main Authors: | Huai Hsien Chiu, 邱懷賢 |
---|---|
Other Authors: | C. S. Lai |
Format: | Others |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/49564918928638807084 |
Similar Items
-
Effect of Fluorine dosage on the Reliability Issue of pMOSFETs with HfO2/SiON Gate Stack
by: Hsieh, Y.C., et al.
Published: (2008) -
Effect of Fluorine Incorporation on the Reliability Issue of pMOSFETs with HfO2/SiON Gate Stack
by: Hsin Chih Wang, et al.
Published: (2007) -
Effects of Fluorine Incorporation on the Reliability Issues of pMOSFETs with HfO2/SiON Gate Stack
by: Lan Wen-Ting, et al.
Published: (2005) -
Study on Fluorine Passivation Techniques and Strain Engineering for HfO2 Gate Dielectrics
by: Woei-Cherng Wu, et al.
Published: (2008) -
Electrical Characteristics of the Uniaxial-Strained nMOSFET with a Fluorinated HfO2/SiON Gate Stack
by: Yung-Yu Chen
Published: (2014-03-01)