Adjustable Error Detection Techniques for Multi-Core Designs
碩士 === 國立中正大學 === 電機工程所 === 98 === This thesis points out the problems of transition power consumption in various function units within a microprocessor. To discuss and reduce the problems, we propose a low power manageable system named Power Block Manager(PBM). The concept of Power Block Manager i...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2010
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/65083201582955541177 |