Design Synthesis for TBLB Technology
碩士 === 國立中正大學 === 資訊工程研究所 === 100 === With the increasing lack of energy resource, low power has become a tendency. Lowering supply voltage is the most straightforward and effective approach to reduce power consumption. However, under low voltage environment can make the performance of circuits wors...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/27980469562169090820 |
id |
ndltd-TW-098CCU00392104 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-098CCU003921042016-04-11T04:22:06Z http://ndltd.ncl.edu.tw/handle/27980469562169090820 Design Synthesis for TBLB Technology TBLB技術之合成流程 Chuang, ShengChieh 莊勝傑 碩士 國立中正大學 資訊工程研究所 100 With the increasing lack of energy resource, low power has become a tendency. Lowering supply voltage is the most straightforward and effective approach to reduce power consumption. However, under low voltage environment can make the performance of circuits worse. Therefore, how to achieve a target of low power consumption but still keeps the performance under low voltage. The TBLB is a technique with multiple supply voltages and can achieve the low power consumption but also enhance the circuit performance. But using TBLB technique has some restrictions. Therefore, this thesis provides the synthesis flow for TBLB, especially focus on the multiple supply voltage synthesis flow. Traditional synthesis flow can synthesis and analysis just with one power domain. Therefore, traditional synthesis flow is hard to meet the timing constraints of different power domain. This thesis provides the multiple supply voltage synthesis flow and can meet timing constraints of different power domain, and make the circuit to achieve the best power performance. Chen, TienFu 陳添福 2011 學位論文 ; thesis 63 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中正大學 === 資訊工程研究所 === 100 === With the increasing lack of energy resource, low power has become a tendency. Lowering supply voltage is the most straightforward and effective approach to reduce power consumption. However, under low voltage environment can make the performance of circuits worse. Therefore, how to achieve a target of low power consumption but still keeps the performance under low voltage. The TBLB is a technique with multiple supply voltages and can achieve the low power consumption but also enhance the circuit performance. But using TBLB technique has some restrictions. Therefore, this thesis provides the synthesis flow for TBLB, especially focus on the multiple supply voltage synthesis flow. Traditional synthesis flow can synthesis and analysis just with one power domain. Therefore, traditional synthesis flow is hard to meet the timing constraints of different power domain. This thesis provides the multiple supply voltage synthesis flow and can meet timing constraints of different power domain, and make the circuit to achieve the best power performance.
|
author2 |
Chen, TienFu |
author_facet |
Chen, TienFu Chuang, ShengChieh 莊勝傑 |
author |
Chuang, ShengChieh 莊勝傑 |
spellingShingle |
Chuang, ShengChieh 莊勝傑 Design Synthesis for TBLB Technology |
author_sort |
Chuang, ShengChieh |
title |
Design Synthesis for TBLB Technology |
title_short |
Design Synthesis for TBLB Technology |
title_full |
Design Synthesis for TBLB Technology |
title_fullStr |
Design Synthesis for TBLB Technology |
title_full_unstemmed |
Design Synthesis for TBLB Technology |
title_sort |
design synthesis for tblb technology |
publishDate |
2011 |
url |
http://ndltd.ncl.edu.tw/handle/27980469562169090820 |
work_keys_str_mv |
AT chuangshengchieh designsynthesisfortblbtechnology AT zhuāngshèngjié designsynthesisfortblbtechnology AT chuangshengchieh tblbjìshùzhīhéchéngliúchéng AT zhuāngshèngjié tblbjìshùzhīhéchéngliúchéng |
_version_ |
1718219425178451968 |