Implementation of Multimedia Digital Signal Processing Module Using Partial Reconfiguration Architecture
碩士 === 元智大學 === 資訊工程學系 === 97 === In this thesis, we propose the implement of multimedia digital image processing module using partial reconfiguration method, we choose discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) as the example, the use characteristic of the matrix t...
Main Authors: | Le-Tien Cheng, 鄭樂天 |
---|---|
Other Authors: | 黃朝章 |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13047088512639675017 |
Similar Items
-
VLSI Architecture Design and Implementation of Reconfigurable Computing Engine for Multimedia Applications
by: 邱俊瑋
Published: (2004) -
Using FPGA Implement a Partial Reconfigurable Architecture of Embedded System
by: Y.C. Chang, et al.
Published: (2004) -
FPGA Implementation of Dual Edge Detectors for Real-Time Image Pre-processing
by: Le-Tien Li, et al.
Published: (2005) -
Real-Time Dynamic Partial Reconfiguration Platform For Implementation Digital Image Processing Application
by: Hsin-I Lo, et al.
Published: (2010) -
Design and Implementation of Pyramid Architecture for Image Signal Processing in Multimedia Applications
by: Wei-Min Chao, et al.
Published: (2011)