A Low Density Parity Check Decoder Using New Independent Column Operation Skill
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 97 === In this thesis, we adopt Log-Domain Sum-Product Algorithm (Log-SPA) to implement a modified low-density parity check code decoder in its check node part. From the prior art studies, we found that the look-up table is the most commonly use circuit being imple...
Main Authors: | Ya-Ting Chan, 詹雅婷 |
---|---|
Other Authors: | Po-Hui Yang |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48443290580986860899 |
Similar Items
-
Low-density Parity-Check decoding Algorithms
by: Pirou, Florent
Published: (2004) -
The Implementation of Low-Density Parity-Check Decoding
by: willie, et al.
Published: (2008) -
Stochastic decoding of low-density parity-check codes
by: Sharifi Tehrani, Saeed
Published: (2011) -
Decoding Scheduling for Low-Density Parity-Check Codes
by: Lee, Huang-Chang, et al.
Published: (2014) -
Low Cost Low-density Parity-Check Decoder Using AND Gate Based Min-Sum Algorithm
by: Ching-Da Chan, et al.
Published: (2008)