Implementation of a new Architecture SRAM and Low Power Application
碩士 === 南台科技大學 === 電子工程系 === 97 === With the development of semiconductor, the demand of low power as well as low cost is the primary claim in all electronic products. Nowadays, more and more transistors are integrated into the core of modern chips which requires more demand in memory circuits, too....
Main Authors: | Chou-Mine Laio, 廖秋明 |
---|---|
Other Authors: | Po-Mine Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/03656620585337890239 |
Similar Items
-
Subthreshold SRAM Design and Implementation for Ultra-Low Power Dissipation
by: Tu, Ming-Hsien, et al.
Published: (2011) -
A Low-Power SRAM Design Using Quiet-Bitline Architecture
by: Shin-Pao Cheng, et al.
Published: (2007) -
A Current-Mode Read/Write Circuit for Low Operation Power/High Speed SRAM and Its Application in SRAM Chip Implementation
by: Ding-Hao Wang, et al.
Published: (2000) -
Subthreshold Operation and Low-Power Embedded SRAM Design and Implementation
by: Chiu, Yi-Wei, et al.
Published: (2014) -
A New High Stability and Low Power SRAM Cell
by: BING-DA WU, et al.
Published: (101)