Design and Implementation of a Hardware Accelerated IP Layer Packet Reassembly Module
碩士 === 國立臺灣大學 === 電機工程學研究所 === 97 === In modern designs of network appliances, an IP offload engine is used essentially in a Network Intrusion Detection System (NIDS) or an Intrusion Prevention System (IPS). An IP packet reassembly module provides high-speed and efficient reassembly of IP fragments...
Main Authors: | Ming-Li Cheng, 鄭名利 |
---|---|
Other Authors: | 王勝德 |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/24614380699784722132 |
Similar Items
-
FPGA implementation of IP packet segmentation and reassembly in internet router
by: Carević Marko, et al.
Published: (2009-01-01) -
Improvement of TCP Packet Reassembly in Libnids
by: Chun-Hui Hwang, et al.
Published: (2009) -
Design of UDP/IP Hardware Accelerator for Gigabit Ethernet
by: Shih-Ming Wang, et al.
Published: (2010) -
Hardware acceleration for deep packet inspection
by: Mu, Jun
Published: (2008) -
Study of Algorithm and Hardware Design for Genome Reassembly by Short Reads
by: Bo-Yi Chang, et al.
Published: (2012)