A 10-bit 50-MS/s Pipelined A/D Converter with Split Background Digital Calibration and Opamp-Sharing Technique
碩士 === 國立臺灣大學 === 電子工程學研究所 === 97 === Pipelined analog-to-digital converters (ADCs) have been widely utilized in mid-resolution, high-speed applications. In this thesis, a background digital calibration technique based on the split ADC is proposed to correct linear errors in a pipelined ADC, which a...
Main Authors: | Li-Han Hung, 洪立翰 |
---|---|
Other Authors: | Tai-Cheng Lee |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/41092677983566431196 |
Similar Items
-
A 10-bit 200-MS/s Reconfigurable Pipelined A/D Converter with Opamp-Sharing Technique
by: Chia-Chi Ho, et al.
Published: (2011) -
A 8-BIT 50MS/s PIPELINE ANALOG TO DIGITAL CONVERTER USING LOADING FREE AND OPAMP SHARING TECHNIQUES
by: Wei-Xiu Lai, et al.
Published: (2009) -
A 1-V, 10BIT, 10MSAMPLE/S SWITCHED-OPAMP PIPELINED ADC USING OPAMP-SHARING TECHNIQUE
by: CHIN-MIN SHIH, et al.
Published: (2010) -
A 10-bit 50MS/s Pipelined ADC With Background Gain Error Calibration
by: Bing-Wen Lai, et al.
Published: (2014) -
A 1-V, 10BIT, 10MSAMPLE/S SWITCHED-OPAMP PIPELINED ADC USING LOADING-FREE AND OPAMP-SHARING TECHNIQUES
by: Hsin-Yu Chen, et al.
Published: (2008)