Active IC Metering through Self-Protection
碩士 === 國立臺灣大學 === 電子工程學研究所 === 97 === In designing an integrated circuit (IC), many design decisions are known only to its designers. These decisions can be exploited for inexpensive and secure design protection. Under this principle, we propose an active IC metering scheme to protect intellectual p...
Main Authors: | Chia-Chao Kan, 甘家兆 |
---|---|
Other Authors: | Jie-Hong Jiang |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28467278332481542589 |
Similar Items
-
An Efficient Secure Broadcast Model for PHF-based Threshold Cryptosystems
by: Chia-Chao Kan, et al.
Published: (2006) -
The Design of High Accuracy Power Metering IC
by: Frank Lin, et al.
Published: (2005) -
Wireless Signal Receiver IC for Sports Meters
by: Yi-Te Wang, et al.
Published: (2010) -
A TSV Delay Meter for 3D ICs
by: Ho, Cheng-Yeh, et al.
Published: (2010) -
An MES Architecture for Cycle Time Management in an IC Foundry
by: Chih-Wei Kan, et al.
Published: (2000)