Scan Architecture Supporting Low Power Test Compression and Easy Diagnosis
博士 === 國立清華大學 === 電機工程學系 === 97 === Scan test has been an indispensable test methodology for guaranteeing test quality in industry. However, as the designs become larger and larger, the cost of scan test has been skyrocketing as the test data volume grows prohibitively high and thus increasing the t...
Main Authors: | Tzeng, Chao-Wen, 曾昭文 |
---|---|
Other Authors: | Huang, Shi-Yu |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/23127442066816387353 |
Similar Items
-
Low power scan testing and test data compression
by: Lee, Jinkyu
Published: (2008) -
A Low Power Test Compression Scheme- Cool Universal Multi-Casting Scan(CUMC-Scan)
by: Yun-Hao Ying, et al.
Published: (2007) -
A Low Power Cascaded Multicasting Architecture for Test Data Compression
by: Wei-Shun Chen, et al. -
A Technique for Test Compression and Scan Chain Diagnosis Improvement
by: Chien-Liang Chen, et al.
Published: (2010) -
High-Efficiency Test Compression Technology and On-Chip Self-Test Methodology with All Deterministic Compressed Test Patterns Recorded in Low Power Scan Chains
by: Bo-RenChen, et al.
Published: (2018)